Principal SOC Verification Engineer @ Microsoft - Mountain View, CA

Job Overview

11 days ago

Principal SOC Verification Engineer

Microsoft - Mountain View, CA

Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. The Silicon Architecture and Verification team is seeking passionate, driven, and intellectually curious silicon verification engineer who can work with cross-discipline teams (systems, firmware, architecture, design, validation, product engineering, ...) to develop environment and test cases to verify SOC designs. The ideal candidate is also passionate in developing systematic and efficient methods to detecting hardware/software vulnerabilities.

Our team is involved in numerous projects within Microsoft developing custom silicon for a diverse set of systems ranging from innovative high-performance consumer products like Xbox to Azure cloud servers, clients, and IoT SOCs.

Responsibilities

Creation of verification environments and tests, pre-silicon functional verification at the chip and system level, reference modeling and post-silicon validation.

Qualifications

Academic and Experience Qualifications:
  • B.S. or higher in Computer Engineering, Electrical Engineering, or similar.
  • 10+ years of design verification experience with a proven track record of full verification cycle on complex SoC IPs and/or systems.
Requirements:
  • In depth knowledge of verification principles, testbenches, stimulus generation.
  • Substantial background in creating simulation environments, developing tests, and debugging designs
  • Solid understanding of chip and/or computer architecture
  • Experience writing tests in C and C++
  • Excellent communication skills
  • Energetic and self-motivated
  • Solid ability to mentor junior engineers
Prior experience in the following would also be valuable:
  • Experience with secure hardware design for embedded systems
  • Experience with hardware emulation or FPGAs
  • Experience in RTL design for FPGA or emulation
  • Experience in Assembly, start up code and linker scripts
  • Experience in developing makefiles for software development
  • Scripting language such as Python, Ruby, or Perl
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.

Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.

Similar Jobs

Principal Reliability Engineer - 20389

Rambus

San Jose, CA

As a Principal Reliability Engineer, the candidate will be reporting to Sr Mgr Reliability Engineering and is a Full Time position.

Principal Test Engineer - Bufferchip - 20388

Rambus

San Jose, CA

As a Principal Test Engineer, the candidate will be reporting to Sr Mgr Test Engineering and is a Full Time position. 8+ years of experience on Verigy 93K.

SPE Verification Engineering

Rambus

San Jose, CA

This engineer will participate in the verification of HW security IP cores developed by RSD, working with cross functional teams including ASIC design engineers…

Principal, Reliability Engineering

Western Digital

Milpitas, CA

Designing, developing & executing and tests for RDT and other reliability related tests for SSD products. Advising design engineering on selection, application…

Principal ASIC Verification Engineer

Micron

San Jose, CA

As a senior technical member of Micron’s ASIC Verification team, you will have a leadership role in architecture and development of advanced verification…

Principal Engineer, Firmware Development/Architecture

Micron

San Jose, CA

In this position, you will assist in evaluating, designing, building, bench testing, debugging, and failure analyzing firmware for new high-performance memory…

Embedded Linux \ Android System Engineer

Poly

Santa Cruz, CA

Strong application development experience using C++ and OOP principals. You’ll gain experience across a wide cross-section of product development activities,…

IP RTL Design Engineer

TenaFe, Inc

Campbell, CA

The IP Design team is seeking passionate, driven and intellectually curious engineers to join our front-end RTL development team covering micro-architecture…

Principal SOC Verification Engineer

Microsoft

Mountain View, CA

To develop environment and test cases to verify SOC designs. The ideal candidate is also passionate in developing systematic and efficient methods to detecting…

Principal Mobile Platform Architect

NVIDIA

Santa Clara, CA

Serve as an individual technical architect to drive and deliver overall Platform Specifications to the product management and business teams.

Principal System Architect

NVIDIA

Santa Clara, CA

Be setting requirements for the optimal Client Platform power delivery architecture under selected use case model goals.

Principal Engineer

Intel

Santa Clara, CA

Intel's Custom Compute Group (XCC) is part of the Accelerated Computing Systems and Graphics Group (AXG), and is chartered to provide custom and differentiated…

Principal Platform Architect - Communications, Connectivity and Manageability

NVIDIA

Santa Clara, CA

Defining and implementing all aspects of Client Platform communications connectivity. Implement enterprise grade manageability requirements.

Principal Design Verification Engineer

NXP Semiconductors

San Jose, CA

This role is for wireless MAC controllers and system level developments for wireless products, with a heavy focus on design and verification to accommodate new…

Analog Design Engineer, Principal

Marvell

Santa Clara, CA

The candidate must have experience designing CMOS ICs and bringing them into volume production. 10 - 15+ years of Industry Experience + Preferred MSc EE in the…

Sr Principal Solutions Architect

Ampere Computing

Santa Clara, CA

The Solutions Architect oversees, manages and designs various aspects of a full Solution Stack required to implement a particular use case in the Cloud…

Cybersecurity Architect (Open to Remote Work)

Clearway Energy Group

San Francisco, CA

We are looking to hire a Cybersecurity Architect with an analytical mind and a detailed understanding of cybersecurity methodologies, tools, and processes.

Sr Physical Design Methodology and Automation (P&R Backend)

Cadence Design Systems

San Jose, CA

You will be joining a small team of capable individuals with significant visibility throughout the entire Tensilica IP group within Cadence.

Assurance Senior - Employee Benefit Plans - Sacramento, CA (Roseville, CA) Office

CliftonLarsonAllen

Sacramento, CA

In this growth role, you will work closely with entire complement of principals, managers and other team members providing the highest quality auditing and…

Analog Design Engineer, Senior Principal

Marvell

Santa Clara, CA

The candidate must have experience designing CMOS ICs and bringing them into volume production. 10 - 15+ years of Industry Experience + Preferred MSc EE in the…

SOC Principal Architect

PicoAI US INC.

Sunnyvale, CA

As a Principal SoC Architect, you will be responsible for defining the architecture and feature set of SoCs, ensuring alignment with application requirements in…

SoC Power Architect

PicoAI US INC.

Sunnyvale, CA

Working closely with the principal SoC architect, System architect and design teams, you will use you’re your deep technology knowledge and experience in power…

Chiplet Architect

PicoAI US INC.

Sunnyvale, CA

Working closely with the principal SoC architect, System architect and design teams, you will use you’re your deep technology knowledge and experience in chip…

Principal/Sr. Staff DSP Engineer

InnoPhase

San Jose, CA

Design and development of PHY & RF DSP algorithm firmware/software for a 5G SoC. Collaborate closely with Systems, HW, and FW teams to determine DSP algorithm…

Ad